Physical Address
304 North Cardinal St.
Dorchester Center, MA 02124
SAE J1850 Verification Test Procedures: Ensuring Reliable OBD-II Communication
The SAE J1699-1-2021 standard, now stabilized, defines a comprehensive set of verification test procedures for implementations of the SAE J1850 Class B data communication network. Widely used in OBD-II systems, the J1850 protocol must be rigorously tested to ensure interoperability between scan tools and vehicle ECUs. This article summarizes the key test areas, required equipment, and provides practical insights for engineers validating J1850 communication interfaces.
Key Verification Tests at a Glance
The standard outlines five primary test categories, each targeting a critical aspect of the protocol:
| Test | Purpose | Key Equipment |
|---|---|---|
| Invalid CRC Test | Verify that the device correctly detects and handles invalid CRC codes in received messages. | Digital scope, network access device, CRC error generator |
| Message Structure Test | Ensure transmitted frame symbols conform to timing and voltage limits specified in J1850. | Digital scope with appropriate input filter (PWM), DVOM |
| Bus Arbitration Test | Test the device’s ability to handle multiple nodes transmitting simultaneously using CSMA/CR. | Two network access devices, scope, arbitration controller |
| Bus Fault Test | Check robustness under physical layer faults like shorts, opens, and ground offsets. | Variable voltage source, fault insertion circuit, scope |
| Symbol Parameter Limits | Measure transmitter symbol timing parameters (rising edge, falling edge, pulse widths) against limits. | High-speed digital scope, precision voltage reference |
Each test procedure in SAE J1699-1 includes detailed steps for both OBD-II scan tools and vehicles as devices under test (DUT).
Test Equipment and Setup Essentials
Proper test setup is critical for repeatable and accurate results. The standard specifies requirements for:
- Digital Storage Oscilloscope (DSO): Minimum 1 GHz bandwidth for VPW and 2 GHz for PWM signals, with sample rate of at least 5 GS/s. The scope must support differential measurements and have appropriate probes.
- Power Supply: Capable of delivering the required bus voltage (typically 12V or 24V) with low noise and fast transient response.
- Network Access Device (NAD): A device that allows the test system to monitor and inject messages on the bus without introducing significant loading or timing distortion.
- Ground Offset Voltage Device: Used to simulate voltage differences between DUT and test equipment ground references, testing communication immunity.
🛠️ Tip: For PWM bus testing, the scope input filter described in Section 5.2.8 of the standard is essential to remove high-frequency noise and obtain accurate symbol measurements. Always verify filter characteristics before testing.
Common Design Pitfalls and FAQs
⚠️ Common Mistake: Overlooking the impact of ground offset on bus communication. In noisy automotive environments, ground references can differ significantly. The Symbol Parameter Limits test includes specific ground offset conditions that must be met for robust operation.
Engineering Design Insights
The standard’s emphasis on accurate symbol timing reflects a fundamental truth: J1850 communication relies on precise edge placement for both VPW and PWM. For PWM, the duty cycle tolerance directly affects data decoding reliability. During design, ensure your transmitter’s output drivers are capable of meeting the tight timing requirements, especially under temperature and load variations.
Bus arbitration tests verify proper implementation of the Carrier Sense Multiple Access with Collision Resolution (CSMA/CR) protocol. A common oversight is failing to account for the latency between detecting a collision and releasing the bus, which can cause missed arbitration slots.
Frequently Asked Questions
1. How do I set up the Invalid CRC test to ensure my device detects errors?
The standard requires transmitting frames with intentionally corrupted CRCs while monitoring the DUT’s response. For a scan tool, verify that it does not respond to invalid frames; for a vehicle ECU, ensure it sends a negative acknowledgment or ignores the request. Use a network access device that can generate CRC errors without affecting other bus traffic.
2. What are the specific symbol timing limits for J1850?
The limits depend on the bus type (VPW or PWM). For PWM, typical symbol timing includes nominal bit time of 64 µs with ±2% tolerance, and specific edge rise/fall times between 1 and 5 µs. Refer to Section 10 of SAE J1699-1 for complete tables. Measuring these requires a scope with sufficient bandwidth and a stable trigger.
3. How can I simulate bus arbitration scenarios for testing?
Use two network access devices capable of transmitting frames simultaneously with controlled timing. One device transmits a low-priority frame while another transmits a higher-priority frame. The DUT must recognize the collision and back off appropriately. The Bus Arbitration Test procedure provides detailed steps for both scan tool and vehicle DUTs.
4. What are the acceptable ground offset voltage levels?
The standard specifies that communication must be reliable with ground offsets up to ±2.5 V for VPW and ±1.5 V for PWM. Testing involves inserting a variable DC offset between the DUT ground and the test bus ground using a ground offset device. The Symbol Parameter Limits test verifies that symbol timing remains within tolerance under these conditions.
For engineers designing or validating J1850 interfaces, the SAE J1699-1-2021 standard provides a rigorous framework to ensure compliance and interoperability. By carefully following the test procedures and avoiding common pitfalls, developers can achieve robust communication in the challenging automotive environment.
