Physical Address
304 North Cardinal St.
Dorchester Center, MA 02124
IEC 62417: Mobile Ion Tests for MOSFET Gate Insulators
Tip: IEC 62417:2010 specifies the Temperature-Bias Stress (TBS) test method for quantifying mobile ion contamination in the gate oxide of MOS transistors. Despite being one of the oldest known reliability concerns in semiconductor manufacturing, mobile ion contamination remains a critical issue—especially for power MOSFETs and high-voltage ICs where thicker gate oxides are more susceptible to ionic drift.
1. Scope and Technical Background
IEC 62417 defines a standardized test methodology for determining the density of mobile ions—primarily alkali metals such as sodium (Na+), potassium (K+), and lithium (Li+)—in the gate insulator of MOS field-effect transistors. These positively charged ions, when present in the silicon dioxide (SiO2) or silicon oxynitride gate dielectric, drift under applied electric field at elevated temperatures, causing a shift in the threshold voltage (Vth) of the device.
The standard applies to both discrete MOS transistors and MOS capacitors (MOS-C) used as test structures, covering the full range of gate oxide thicknesses from 1 nm (advanced CMOS logic) to 100 nm and above (power MOSFETs and HV ICs). It was developed by IEC TC 47 (Semiconductor Devices) and is widely referenced in fab process qualification and reliability monitoring programs.
Warning: Mobile ion contamination is often confused with Bias Temperature Instability (BTI). While both phenomena cause Vth shifts, BTI involves charge trapping in pre-existing or generated oxide defects, whereas mobile ion drift involves the physical transport of contaminant ions through the oxide network. IEC 62417 specifically addresses the latter, and the test conditions (bias polarity, temperature, measurement timing) are designed to distinguish between the two mechanisms.
2. Test Methodology: The Temperature-Bias Stress (TBS) Procedure
2.1 Fundamental Principle
The TBS method exploits the high mobility of alkali ions in SiO2 at elevated temperatures. When a positive bias is applied to the gate at high temperature (typically 150°C to 250°C), positively charged mobile ions drift toward the Si-SiO2 interface. Their presence at the interface induces image charges in the silicon channel, shifting the threshold voltage negatively. The magnitude of this shift is directly proportional to the areal density of mobile ions.
2.2 Step-by-Step Test Procedure
IEC 62417 defines the following sequence:
- Initial Vth Measurement: Measure the threshold voltage at room temperature (25°C) using a low-drain-voltage method (VDS = 50–100 mV) to avoid self-heating.
- Negative Bias Stress (Cleaning Step): Apply a negative gate bias (−10 V to −30 V, depending on oxide thickness) at 150°C for 5–10 minutes to drive mobile ions away from the interface toward the gate electrode. Measure Vth again at room temperature.
- Positive Bias Stress (Drift Step): Apply a positive gate bias (+10 V to +30 V) at 150°C for a specified duration (typically 5–30 minutes for conventional SiO2; longer for nitrided oxides).
- Final Vth Measurement: Cool the device rapidly to room temperature under bias and measure Vth immediately to freeze the ion distribution.
- Calculation: Compute mobile ion density using: Nm = Cox × ΔVth / q, where Cox is the gate oxide capacitance per unit area and q is the elementary charge.
| Parameter | Standard Condition | Alternative Condition |
|---|---|---|
| Stress temperature | 150°C | 250°C (accelerated) |
| Positive bias voltage | +10 V (thin oxide) to +30 V (thick oxide) | +2 MV/cm equivalent field |
| Negative bias voltage | −10 V to −30 V | −2 MV/cm equivalent field |
| Stress duration (positive bias) | 10 min | 5–60 min depending on oxide |
| Cooling method | Quench to RT under bias in < 30 s | Rapid thermal plate cooling |
Engineering Insight: The quench cooling step is critical for measurement accuracy. If the device cools slowly without bias applied, mobile ions can diffuse back toward the gate, reducing the measured Vth shift and underestimating the true contamination level. IEC 62417 requires cooling from stress temperature to 50°C in under 30 seconds while maintaining the bias. A practical implementation uses a temperature-controlled chuck with programmable thermal cycling and a fast gas-cooling system.
3. Data Interpretation and Acceptance Criteria
3.1 Mobile Ion Density Classification
The standard provides reference levels for classifying gate oxide quality based on mobile ion density:
| Classification | Mobile Ion Density (cm−2) | Typical Application |
|---|---|---|
| High quality (advanced CMOS) | < 1 × 1010 | Logic ICs, MPUs, SoCs |
| Standard quality | 1 × 1010 – 5 × 1010 | Power MOSFETs, HV ICs |
| Acceptable (thick oxide) | 5 × 1010 – 1 × 1011 | Discrete power devices |
| Contamination suspected | > 1 × 1011 | Process investigation required |
3.2 Distinguishing Mobile Ions from BTI
A key contribution of IEC 62417 is its guidance on separating mobile ion effects from Bias Temperature Instability (BTI). The test specifies:
- Recovery monitoring: BTI recovers within seconds to minutes after bias removal; mobile ion shifts persist for hours at room temperature
- Bias polarity asymmetry: Mobile ions respond to both positive and negative bias (asymmetric); NBTI is specific to negative bias on pMOS devices
- Temperature dependence: BTI and mobile ion drift have different activation energies (BTI: 0.1–0.2 eV for NBTI recovery; mobile ion drift: 0.6–1.0 eV)
Danger: For ultra-thin gate oxides (< 2 nm) used in advanced CMOS nodes, direct tunneling current during bias stress can significantly complicate mobile ion measurement. The leakage current through the oxide may exceed the measurement capability of standard parameter analyzers, and the tunneling-induced oxide damage can mask the mobile ion Vth shift. IEC 62417’s methodology is best suited for oxides thicker than 3 nm; for thinner dielectrics, alternative characterization methods such as Triangular Voltage Sweep (TVS) are recommended.
4. Sources of Mobile Ion Contamination in Manufacturing
Understanding potential contamination sources is essential for effective process control. IEC 62417 test results can be correlated with manufacturing excursions to identify root causes:
- Process chemicals: NaOH and KOH residues from cleaning solutions, photoresist developers, or etching baths
- Furnace tube contamination: Sodium diffusion from quartz furnace tubes at high temperatures (>900°C)
- Handling and packaging: Human perspiration (NaCl) during wafer handling before encapsulation
- Metal deposition: Sodium-contaminated metal targets or filaments in sputtering/evaporation systems
- Dielectric deposition: Contaminated precursor gases in CVD oxide deposition
5. Frequently Asked Questions
Q1: Is IEC 62417 applicable to high-k/metal gate (HKMG) technologies?
The standard was developed primarily for SiO2 and SiON gate dielectrics. For HKMG stacks (HfO2 + metal gate), mobile ion behavior differs because high-k materials have different ionic transport properties and the metal gate can act as a diffusion barrier. However, the TBS methodology can be adapted, and it is still useful for detecting contamination introduced before high-k deposition.
Q2: What is the minimum detectable mobile ion density with IEC 62417?
The detection limit depends on the resolution of the Vth measurement system and the oxide capacitance. For a 10 nm oxide (Cox ≈ 3.45 × 10−7 F/cm2) and a Vth resolution of 1 mV, the minimum detectable ion density is approximately 2 × 109 cm−2. For thicker oxides, the resolution improves proportionally.
Q3: How often should mobile ion testing be performed in production?
IEC 62417 recommends weekly monitoring for mature processes and per-lot testing during process development or qualification. For high-reliability applications (automotive, aerospace), in-line monitoring on monitor wafers after each gate oxidation furnace run is common practice.
Q4: Can mobile ion contamination be removed after device fabrication?
No — mobile ions trapped within the gate oxide cannot be removed post-fabrication. The only remedy is process control to prevent contamination during gate dielectric formation and subsequent processing. Gettering techniques using phosphorus-doped polysilicon gates (which trap sodium ions) have been historically used but are less common in modern CMOS flows.
