Physical Address
304 North Cardinal St.
Dorchester Center, MA 02124
IEC 62132-8:2012 โ Integrated Circuits โ Measurement of Electromagnetic Immunity โ IC Stripline Method
📋 Introduction and Scope
IEC 62132-8:2012 defines a method for measuring the radiated electromagnetic immunity of integrated circuits (ICs) using the IC stripline technique. This standard is part of the comprehensive IEC 62132 series, which addresses various measurement methods for IC electromagnetic immunity including TEM cells (Part 2), bulk current injection (Part 3), direct RF power injection (Part 4), and the workbench Faraday cage method (Part 5).
The IC stripline method provides a highly reproducible and cost-effective approach for evaluating the immunity of ICs to radiated electromagnetic fields in the frequency range of 10 MHz to 3 GHz. It is particularly well-suited for design validation, quality assurance, and comparative analysis between different IC designs or manufacturing batches.
💡 Engineering Insight
The IC stripline method fills a critical gap between full-system radiated immunity testing (expensive, late-stage) and conducted immunity methods (limited frequency range). By testing at the IC level with the stripline, engineers can identify immunity weaknesses early in the design cycle — before PCB layout and system integration — dramatically reducing development cost and time-to-market.
The IC stripline method fills a critical gap between full-system radiated immunity testing (expensive, late-stage) and conducted immunity methods (limited frequency range). By testing at the IC level with the stripline, engineers can identify immunity weaknesses early in the design cycle — before PCB layout and system integration — dramatically reducing development cost and time-to-market.
🔬 Test Principle and Setup Configuration
The IC stripline is essentially a miniature TEM (Transverse Electromagnetic) cell specifically designed for IC-level testing. It consists of a tapered transmission line structure that creates a uniform electromagnetic field over the device under test (DUT). The IC is mounted on a test board that forms part of the lower ground plane of the stripline structure, and the RF signal is injected at one port while the other port is terminated with a matched load.
| Parameter | Specification | Notes |
|---|---|---|
| Frequency Range | 10 MHz – 3 GHz | Extended to 6 GHz with specific stripline designs |
| Characteristic Impedance | 50 Ω ± 1 Ω | Ensures minimal reflection |
| Field Uniformity | ±2 dB over DUT area | Validated by calibration procedure |
| Maximum Input Power | 10–50 W (design dependent) | Limited by stripline heating and dielectric breakdown |
| DUT Size Constraint | ≤ 10 mm × 10 mm typical | Larger DUTs require custom stripline designs |
| Calibration Method | Field probe or three-port S-parameter | Per Annex A of the standard |
⚠️ Critical Consideration
The test board design is absolutely critical for valid measurements. The DUT must be mounted on a dedicated test board that provides controlled 50 Ω RF paths for all I/O signals while maintaining the integrity of the lower ground plane. Common pitfalls include inadequate decoupling of power supply pins (leading to false immunity readings) and improper via stitching that compromises ground plane continuity.
The test board design is absolutely critical for valid measurements. The DUT must be mounted on a dedicated test board that provides controlled 50 Ω RF paths for all I/O signals while maintaining the integrity of the lower ground plane. Common pitfalls include inadequate decoupling of power supply pins (leading to false immunity readings) and improper via stitching that compromises ground plane continuity.
📊 Calibration Procedure
Before performing immunity measurements, the standard requires a calibration step to establish the relationship between the forward power applied to the stripline and the resulting electric field strength at the DUT location. Two methods are specified:
- Field Probe Method: A calibrated E-field probe is placed at the DUT position to measure the field strength as a function of frequency. This method is more direct but requires expensive field-probe equipment.
- Three-Port S-Parameter Method: The stripline is characterized as a three-port network using a vector network analyzer (VNA). The field strength is then calculated from the measured S-parameters. This approach is more accessible for most EMC laboratories.
⚙️ Measurement Methodology and Performance Criteria
The actual immunity measurement involves the following key steps:
- Forward power sweep at each frequency step, increasing until either the immunity limit is reached or the DUT malfunctions.
- Monitoring of DUT performance — the standard requires defining specific performance criteria (pass/fail limits) before testing, based on the IC’s functional specifications.
- Recording of immunity levels as the forward power (in dBm) or field strength (in V/m) at which the DUT exhibits the first sign of performance degradation.
The standard defines three IC performance classes to accommodate different application requirements:
| Class | Description | Typical Application |
|---|---|---|
| Class A | No performance degradation during or after exposure | Safety-critical automotive, aerospace |
| Class B | Temporary degradation, self-recovery after exposure ends | Industrial control, consumer products |
| Class C | Degradation requiring operator intervention or reset | Non-critical, user-maintainable equipment |
✅ Best Practice
For meaningful results, always characterize your IC stripline setup using the three-port S-parameter method at least once per year, and perform a quick verification before each test campaign using a reference device with known immunity levels. Document the stripline dimensions, board stack-up, and calibration data to ensure reproducibility across different test sessions and laboratories.
For meaningful results, always characterize your IC stripline setup using the three-port S-parameter method at least once per year, and perform a quick verification before each test campaign using a reference device with known immunity levels. Document the stripline dimensions, board stack-up, and calibration data to ensure reproducibility across different test sessions and laboratories.
🔧 Design Optimization and Correlation with System-Level Testing
One of the most valuable applications of IEC 62132-8 testing is establishing correlation between IC-level and system-level immunity. By understanding the relationship between stripline test results and final system performance, engineers can make informed decisions about design margining and component selection.
The standard recommends that IC suppliers provide stripline immunity data in their datasheets, enabling system designers to perform early-stage immunity budgeting — analogous to how noise margins are used in digital design. This approach distributes the overall system immunity requirement across individual ICs, PCB layout, enclosure shielding, and filtering, allowing optimization of cost versus performance.
⚠️ Practical Limitation
While the IC stripline method offers excellent reproducibility, the absolute field strengths achieved in the stripline may not directly correspond to those encountered in the final system environment. The method is best used for comparative evaluation (e.g., IC A vs. IC B, or evaluating the effect of a design change) rather than as an absolute pass/fail test for system-level compliance.
While the IC stripline method offers excellent reproducibility, the absolute field strengths achieved in the stripline may not directly correspond to those encountered in the final system environment. The method is best used for comparative evaluation (e.g., IC A vs. IC B, or evaluating the effect of a design change) rather than as an absolute pass/fail test for system-level compliance.
❓ Frequently Asked Questions
Q1: What is the difference between IEC 62132-2 (TEM cell) and IEC 62132-8 (IC stripline)?
IEC 62132-2 uses a full TEM cell where the entire IC test board is placed inside the cell. IEC 62132-8 uses the IC stripline, where the test board forms part of the stripline ground plane. The IC stripline is generally more compact, easier to use, and provides better accessibility for signal monitoring. However, the TEM cell may offer better field uniformity for larger ICs.
Q4: What frequency range will be covered by a given IC stripline design?
The upper frequency limit is determined by the stripline’s physical dimensions — specifically the septum height above the ground plane. The rule of thumb is that the septum height should be less than 1/10 of the wavelength at the maximum frequency. A typical IC stripline with 10 mm septum height operates up to approximately 3 GHz. Higher frequencies require smaller stripline designs.
Q3: Can the IC stripline method be used for pin-level immunity assessment?
Not directly. The stripline couples energy into the entire IC package and die, so it measures the overall radiated immunity of the device. For pin-level conducted immunity, refer to IEC 62132-4 (direct RF power injection) or IEC 62132-3 (bulk current injection). Both methods are complementary and together provide a complete immunity characterization.
Q4: How do I choose between the field probe and S-parameter calibration methods?
Use the field probe method if you have access to a calibrated E-field probe and need the most direct field measurement. Use the three-port S-parameter method if you have a VNA and want a faster, more repeatable calibration that does not require opening the stripline to insert a probe. Many laboratories use the S-parameter method for routine testing and reserve the field probe for initial characterization and correlation studies.
