Physical Address
304 North Cardinal St.
Dorchester Center, MA 02124
IEC 61646:2008 — Thin-film Terrestrial Photovoltaic Modules — Design Qualification
IEC 61646:2008 establishes design qualification and type approval requirements for thin-film terrestrial photovoltaic (PV) modules. While IEC 61215 covers crystalline silicon modules, 61646 addresses the unique characteristics of thin-film technologies — amorphous silicon (a-Si), cadmium telluride (CdTe), copper indium gallium selenide (CIGS), and other emerging thin-film chemistries. The standard’s hallmark is its recognition that thin-film modules exhibit metastable behavior requiring light-soaking preconditioning before performance measurement.
Why Thin-Film Needs Its Own Standard
Unlike crystalline silicon cells, thin-film PV modules change their electrical characteristics under initial light exposure — a phenomenon known as the Staebler-Wronski effect (a-Si) or light-induced annealing (CIGS). IEC 61646 mandates light-soaking stabilization to ensure that measured performance represents the module’s stabilized, real-world output rather than its initial (often higher) value.
Unlike crystalline silicon cells, thin-film PV modules change their electrical characteristics under initial light exposure — a phenomenon known as the Staebler-Wronski effect (a-Si) or light-induced annealing (CIGS). IEC 61646 mandates light-soaking stabilization to ensure that measured performance represents the module’s stabilized, real-world output rather than its initial (often higher) value.
1. Test Sequence Overview
IEC 61646 defines a comprehensive test sequence divided into three stages: initial characterization, accelerated stress testing, and final characterization. The test sequence is carefully ordered to minimize interaction between tests.
| Stage | Test | Condition | Samples Required |
|---|---|---|---|
| Initial | Visual inspection, STC power measurement, insulation test, wet leakage current | 25 °C, 1,000 W/m², AM 1.5 | All modules |
| Preconditioning | Light-soaking (stabilization) | 50–60 °C module temp, 1,000 h minimum | All modules |
| Stress A | UV preconditioning | 15 kWh/m² UV (280–400 nm) | 2 modules |
| Stress B | Thermal cycling (200 cycles) | −40 °C to +85 °C | 2 modules |
| Stress C | Damp heat (1,000 h) | 85 °C / 85 % RH | 2 modules |
| Stress D | Humidity-freeze (10 cycles) | 85 °C/85 % RH to −40 °C | 2 modules |
| Final | Repeat all initial tests, plus bypass diode, ground continuity | Same as initial | All modules |
Critical Sequencing Requirement
The light-soaking preconditioning must be performed before any accelerated stress test. Without stabilization, the measured power degradation after damp heat or thermal cycling will be confounded by the intrinsic metastable drift of the thin-film material. Many early qualification failures were traced to improper preconditioning.
The light-soaking preconditioning must be performed before any accelerated stress test. Without stabilization, the measured power degradation after damp heat or thermal cycling will be confounded by the intrinsic metastable drift of the thin-film material. Many early qualification failures were traced to improper preconditioning.
2. Key Stress Tests and Thin-Film Specific Challenges
2.1 Damp Heat Test (85 °C / 85 % RH / 1,000 h)
Damp heat is particularly challenging for thin-film modules due to their sensitivity to moisture ingress. CdTe modules with poorly sealed edges can experience delamination and back-contact corrosion. CIGS modules with zinc oxide (ZnO) transparent conducting layers are susceptible to resistivity increase under humid conditions. The pass criterion is maximum 5 % power degradation, no visible delamination, and wet leakage current below the specified limit.
2.2 Thermal Cycling (−40 °C to +85 °C, 200 cycles)
Thin-film modules are deposited on glass or flexible polymer substrates. Coefficient of thermal expansion (CTE) mismatch between the substrate, the thin-film stack, and the encapsulation materials can cause microcrack formation in the absorber layer. For flexible thin-film modules on polyimide substrates, CTE mismatch is even more pronounced and requires optimized encapsulation.
2.3 Light Soaking and Annealing
The standard requires a minimum of 1,000 hours of continuous light exposure at module temperature of 50–60 °C. Performance is measured periodically (typically at 0, 200, 500, 700, and 1,000 h). Stabilization is deemed achieved when the maximum power output changes by less than 2 % over two consecutive 200-hour intervals. This preconditioning is unique to IEC 61646 and has no direct equivalent in IEC 61215.
2.4 UV Preconditioning
Thin-film modules are exposed to 15 kWh/m² of UV radiation in the 280–400 nm band. UV exposure can degrade the transparent conductive oxide (TCO) layer and the encapsulant (typically EVA or polyolefin). Some thin-film technologies are more UV-tolerant than others — a-Si performs relatively well, while certain CIGS formulations show measurable degradation in fill factor after extended UV exposure.
Industry Insight — PID Resistance
Potential-induced degradation (PID) is a growing concern for thin-film modules, especially in large utility-scale PV plants with high system voltages (1,000–1,500 V DC). While IEC 61646 does not include a mandatory PID test, the recently published IEC 62804 provides a PID test protocol. Thin-film CdTe modules generally show better PID resistance than c-Si, but CIGS modules with soda-lime glass substrates can suffer from sodium ion migration under voltage bias. Designers should specify PID testing per IEC 62804 as a supplementary qualification.
Potential-induced degradation (PID) is a growing concern for thin-film modules, especially in large utility-scale PV plants with high system voltages (1,000–1,500 V DC). While IEC 61646 does not include a mandatory PID test, the recently published IEC 62804 provides a PID test protocol. Thin-film CdTe modules generally show better PID resistance than c-Si, but CIGS modules with soda-lime glass substrates can suffer from sodium ion migration under voltage bias. Designers should specify PID testing per IEC 62804 as a supplementary qualification.
3. Engineering Insights for Thin-Film PV Design
Based on field experience and the test requirements of IEC 61646, the following design strategies significantly improve thin-film module reliability:
- Edge sealing: For CdTe and CIGS modules, a butyl rubber edge seal with a minimum 10 mm width significantly reduces moisture ingress. Double-seal configurations are recommended for humid climates (coastal, tropical).
- Encapsulant selection: Ionomer-based encapsulants (e.g., Surlyn) provide better moisture barrier performance than standard EVA for thin-film modules. Polyolefin elastomers (POE) offer superior PID resistance.
- Substrate thickness: For glass-based thin-film modules, 3.2 mm tempered glass is standard, but 4.0 mm glass halve the probability of cell crack propagation during thermal cycling.
- Bypass diode configuration: Thin-film modules typically require one bypass diode per 50–70 cells (versus one per 18–24 cells for c-Si), because thin-film cells have higher reverse breakdown voltage and lower reverse current. Incorrect diode count can cause hot-spot failures under partial shading.
- Junction box adhesion: The junction box adhesive must withstand 85 °C / 85 % RH without loss of adhesion. Silicone adhesives or double-sided acrylic foam tapes with high-temperature ratings are preferred over epoxy-based adhesives, which can become brittle after damp heat exposure.
Common Failure Mode — Snail Trails in Thin-Film
Unlike c-Si modules where “snail trails” are caused by silver grid corrosion, thin-film modules can develop visible discoloration bands from localized TCO degradation. These bands, sometimes called “edge staining,” typically result from moisture ingress at the glass edge combined with UV exposure. Mitigation requires both improved edge sealing and UV-blocking encapsulant additives.
Unlike c-Si modules where “snail trails” are caused by silver grid corrosion, thin-film modules can develop visible discoloration bands from localized TCO degradation. These bands, sometimes called “edge staining,” typically result from moisture ingress at the glass edge combined with UV exposure. Mitigation requires both improved edge sealing and UV-blocking encapsulant additives.
4. Frequently Asked Questions
Q1: Can IEC 61646 certification be used for all thin-film technologies?
Yes, IEC 61646 is technology-neutral within the thin-film category. However, some technologies may require additional testing not covered by the standard. For example, CIGS modules with alkali post-deposition treatment may need extended light soaking (up to 2,000 h) for true stabilization. Manufacturers should verify stable performance beyond the standard minimum.
Q2: What is the relationship between IEC 61646 and IEC 61215?
IEC 61646 is the thin-film counterpart to IEC 61215 (c-Si modules). Both share similar test sequences (visual inspection, wet leakage, thermal cycling, damp heat, etc.), but 61646 adds light-soaking preconditioning specific to thin-film metastability. In 2016, both were consolidated into IEC 61215-1 (general requirements) and IEC 61215-2 (test procedures), with technology-specific annexes. However, IEC 61646:2008 remains widely referenced for legacy type approvals.
Q3: How does module temperature affect the damp heat test result?
The 85 °C / 85 % RH condition is already aggressive. A 5 °C temperature increase (to 90 °C) can accelerate moisture-induced degradation by approximately 2x per Arrhenius kinetics. Some manufacturers perform extended damp heat testing at 85 °C for 2,000 hours as an internal reliability benchmark — this is not required by IEC 61646 but provides an additional safety margin.
Q4: Is light soaking required for CdTe modules?
Yes. Although CdTe modules exhibit less metastable drift than a-Si, they still require stabilization. CdTe modules typically stabilize within 300–500 hours of light soaking, and the act of light exposure can improve fill factor through a light-induced annealing effect. Skipping the light-soaking step will result in an overestimation of stabilized efficiency.
