IEC 60664 – Insulation Coordination for Low-Voltage Equipment

📅 Standard version: IEC 60664-1:2020 | 📖 Reading time: ~10 min | 🏷️ Scope: PCB design, connector selection, SMPS, industrial controls

📋 Standard Overview: Why Insulation Coordination Matters

IEC 60664 is the foundational international standard for insulation coordination in low-voltage equipment, published by the International Electrotechnical Commission (IEC). It applies to equipment with rated voltages up to 1000V AC or 1500V DC. The standard provides a systematic methodology for determining clearances, creepage distances, and solid insulation dimensions, ensuring equipment operates safely and reliably throughout its intended service life.

At its core, insulation coordination is about matching insulation levels to the actual voltage stresses a piece of equipment will encounter — both continuous operating voltages and transient overvoltages from lightning, switching events, or system faults. Getting this wrong leads to two undesirable outcomes: over-engineering (excessive cost, wasted board real estate) or, far worse, under-engineering (tracking, flashover, and catastrophic field failures).

The standard is organized into three major parts:

🔹 IEC 60664-1:2020 — General principles, requirements, and tests (the latest 2020 edition harmonized with IEC 60947-1 and IEC 61010-1)
🔹 IEC 60664-3 — Use of coating, potting, or moulding for protection against pollution
🔹 IEC 60664-5:2007 — A comprehensive method for determining clearances and creepage distances equal to or less than 2 mm, particularly useful for high-density designs

🧠 Core Concepts at a Glance

🔌 Overvoltage Category (OVC) Four categories (I through IV) describing a device’s position within the power distribution system. OVC IV at the utility entry point withstands the highest impulse voltages; OVC I at the final protected circuit sees the lowest.	🌫️ Pollution Degree (PD) Four degrees (1–4) characterizing the micro-environment’s conductive contamination. PD1 is sealed/clean; PD2 is typical office/lab (non-conductive condensation allowed); PD3 has conductive pollution or frequent condensation; PD4 is persistent conductive contamination.
🔬 Material Group (CTI) Based on Comparative Tracking Index: Group I (CTI ≥ 600), Group II (400 ≤ CTI < 600), Group IIIa (175 ≤ CTI < 400), Group IIIb (100 ≤ CTI < 175). Lower CTI means tracking occurs more easily — requiring larger creepage distances.	⚡ Rated Impulse Voltage The peak transient overvoltage the equipment must withstand. Determined jointly by the system nominal voltage and the assigned overvoltage category, as defined in IEC 60664-1 Table F.1.

📐 Clearance and Creepage: The Two Fundamental Dimensions

Perhaps no pair of concepts is more frequently confused in PCB design than clearance and creepage distance. They address fundamentally different failure mechanisms and are determined by different electrical parameters — yet they must coexist harmoniously on every board.

⚡ Clearance

The shortest distance through air between two conductive parts. Clearance protects against transient overvoltages (lightning surges, switching impulses) that can cause dielectric breakdown of air. Determined by the rated impulse withstand voltage, clearance must be corrected for altitude — with a multiplication factor of approximately 1.13 per 1000 m above 2000 m.

🐍 Creepage Distance

The shortest path along the surface of an insulating material between two conductive parts. Creepage defends against long-term tracking — the progressive formation of conductive carbonized paths under combined voltage stress and surface contamination. Determined by RMS working voltage, pollution degree, and material CTI group.

📊 Clearance & Creepage Reference Table

* Values below are for Pollution Degree 2, Material Group IIIa, Overvoltage Category II, altitude ≤ 2000 m — a common baseline for indoor commercial/industrial equipment. Always consult the full standard for your specific application.

Working Voltage (Vrms / Vdc)	Rated Impulse Voltage (kV)	Min. Clearance (mm)	Min. Creepage (mm)	Typical Application
≤ 50 V	0.5	0.2	0.5	SELV / PELV circuits
150 V	2.5	1.5	2.0	230 V single-phase basic insulation
300 V	4.0	3.0	3.2	400 V three-phase (reinforced insulation)
600 V	6.0	5.5	5.6	Industrial drives, inverters
1000 V	8.0	8.0	8.0	PV inverter DC bus, EV onboard chargers

🔧 Solid Insulation Requirements

Beyond air gaps and surface paths, solid insulation — the dielectric material separating conductors within transformers, optocouplers, PCB substrates, and insulating barriers — must satisfy a distinct and stringent set of criteria:

✅ Long-term voltage endurance — Must withstand continuous working voltage without dielectric breakdown over the equipment’s rated lifetime, accounting for thermal aging.
✅ Transient overvoltage withstand — Must survive rated impulse voltages; typically verified through dielectric strength (hipot) testing at prescribed test voltages.
✅ Partial discharge resistance — For higher-voltage equipment, solid insulation must be designed to avoid internal partial discharge that progressively erodes material integrity.
✅ Thermal classification — Insulation materials must retain dielectric properties across the full operating temperature range, including worst-case hotspot temperatures.

⚡ Design Pitfalls & Practical Tips

⚠️ The 6 Most Common Engineering Mistakes

Forgetting altitude derating — The most notorious pitfall in power electronics. Clearance values throughout IEC 60664-1 assume operation at or below 2000 m. Above this, multiply clearance by a factor of roughly 1.13 per 1000 m. Equipment destined for Mexico City (2250 m), Bogotá (2640 m), or La Paz (3640 m) can demand 30–80% larger clearances than sea-level designs. The multiplication factor table is found in IEC 60664-1 Annex A.
Conflating clearance with creepage — In dense PCB layouts, design tools often display the straight-line (air) distance between pads. Designers mistakenly assume this satisfies both requirements, overlooking that creepage distance must trace the contoured surface path — around board edges, through slots, and along any surface bridge between conductors.
Underestimating the real pollution degree — A PCB specified at PD2 exposed to a factory floor with airborne conductive dust, high humidity cycles, and condensation will degrade toward PD3 conditions over time. The resulting creepage requirements can jump significantly — from 2.0 mm to 3.2 mm or more for a 150V circuit, potentially invalidating the entire layout.
Ignoring material group effect — Choosing a budget FR-4 substrate with CTI below 175 (Group IIIb) increases creepage requirements by approximately 25% compared to standard Group IIIa material (CTI ≥ 175). This often surfaces late in cost-reduction redesigns when procurement sources a lower-cost laminate.
Misunderstanding insulation types — Functional insulation serves only to enable circuit operation. Basic insulation provides a single level of shock protection. Supplementary insulation adds a second independent layer. Reinforced insulation provides a single insulation system equivalent to double insulation. Each type has distinct clearance/creepage requirements; using functional insulation values for a safety barrier is a certification disaster waiting to happen.
Connector and terminal block datasheet blind spots — The “pitch” or “contact spacing” printed in connector datasheets is a mechanical dimension, not an electrical clearance or creepage rating. The effective electrical spacing depends on contact geometry, housing contours, and internal barriers. Always request the rated impulse voltage and pollution-degree-specific creepage values from the manufacturer, or measure per the standard’s methods.

🔍 Practical Design Recommendations

🟢 Pin down the overvoltage category early — Define where the equipment connects in the power distribution hierarchy during system architecture, not during PCB layout. OVC II is the most common for plug-connected equipment; OVC III applies to equipment in fixed installations downstream of the main distribution board.
🟢 Leverage conformal coating to shrink creepage — Per IEC 60664-3, a qualified conformal coating can effectively reduce the pollution degree from PD2 to PD1 in the protected area, allowing dramatically smaller creepage distances. This is a powerful tool for high-density designs but requires documented process control and inspection.
🟢 Use isolation slots strategically — A routed slot with width ≥ 1.0 mm in a PCB interrupts surface tracking paths. Creepage then follows a U-shaped path along the slot walls, which can add significant distance in tight layouts. Just ensure the slot doesn’t compromise mechanical integrity or become a manufacturing headache.
🟢 Altitude correction rule of thumb — Memorize: “2000 m is the baseline; multiply clearance by 1.13 for each additional 1000 m.” Flag altitude requirements explicitly in design BOMs, assembly drawings, and qualification test plans. A product qualified at sea level may fail hipot testing at a high-altitude customer site.
🟢 Apply the “worst-case wins” principle — When clearance and creepage calculations yield conflicting minimums, the larger value governs. But go further: consider which parameter dominates each critical node and optimize accordingly. A node dominated by creepage constraints benefits from slotting and coating; a clearance-dominated node needs more physical separation.
🟢 Document an insulation coordination report — For every product, produce a concise table listing every critical insulation boundary, its working voltage, rated impulse voltage, assigned OVC/PD/material group, calculated minimum clearances and creepage distances, the as-designed values, and the relevant IEC 60664 clause references. This single document streamlines UL, CE, and CCC certification reviews and becomes invaluable during ECRs (engineering change requests).

📝 Quick Audit Checklist

Use this checklist during design reviews to catch insulation coordination issues before they reach the test lab:

✅	Has an overvoltage category (OVC I–IV) been assigned to every circuit node based on its position in the power distribution system?
✅	Has the actual operating environment’s pollution degree been realistically assessed (PD1–PD3), not just assumed?
✅	Is the PCB substrate CTI value known and explicitly matched to the creepage calculations?
✅	Has the maximum operating altitude been folded into clearance calculations with the correct multiplication factor?
✅	Do all components crossing the insulation barrier (transformers, optocouplers, Y-capacitors, DC-DC converters) carry recognized safety certifications with insulation ratings that meet or exceed the design requirements?
✅	Have connector and terminal block insulation ratings been verified from test reports or measured per IEC 60664, not inferred from datasheet pin pitch?
✅	Does the design distinguish between functional, basic, supplementary, and reinforced insulation at each boundary, with the correct multiplier applied?

🔄 Relationship to Other Standards

IEC 60664 does not exist in isolation. It serves as the foundation upon which many product-family and end-product standards build their specific insulation requirements:

IEC 60950-1 / IEC 62368-1 (IT/AV equipment safety) — invoke IEC 60664 for clearance and creepage determination, adding their own requirements for solid insulation and fault-condition testing.
IEC 61010-1 (Measurement, control, and laboratory equipment) — references IEC 60664 heavily, with additional derating for measurement category (CAT II/III/IV) environments.
IEC 61800-5-1 (Adjustable speed electrical power drive systems) — specifies insulation coordination for motor drives, referencing IEC 60664 and adding requirements for high-frequency PWM stresses that can accelerate insulation aging.
IEC 62109-1 (Safety of power converters for photovoltaic systems) — builds on IEC 60664 for solar inverter design, where 1000V and 1500V DC systems push the boundaries of the low-voltage definition.

📚 This article provides practical guidance based on IEC 60664. Always refer to the official standard text and your product’s applicable safety standards for definitive requirements.
© TNLab Technical Laboratory — Empowering Reliable Electronic Design