Physical Address
304 North Cardinal St.
Dorchester Center, MA 02124
๐ IEC 60748-23-3 โ Film and Hybrid Integrated Circuits: Quality Assessment and Reliability Engineering
Before the era of billion-transistor monolithic ICs, and still today in specialized high-reliability, high-voltage, and high-frequency applications, hybrid integrated circuits combine thin-film or thick-film passive components (resistors, capacitors, interconnects) on a ceramic substrate with attached semiconductor dice. IEC 60748-23-3 (2002) defines the quality assessment procedures, capability approval framework, and test methods specific to film and hybrid integrated circuits — components that sit at the intersection of semiconductor, passive component, and interconnection technologies.
💡 Core insight: Hybrid circuits pose a unique quality assessment challenge: they combine semiconductor dice (assessed via IEC 60747/60749), passive components (assessed via IEC 60384/IEC 60115), and interconnection technologies (wire bonds, solder joints, conductive adhesives) into a single component. IEC 60748-23-3 provides the integrated quality framework that considers all three simultaneously.
📊 Film Technologies and Quality Assessment Framework
| Technology | Key Processes | Quality/Reliability Concerns | Assessment Method per IEC 60748 |
|---|---|---|---|
| Thin-film (Part 23-3) | Sputtering/evaporation of NiCr, TaN, TiW on ceramic; photolithographic patterning; laser trimming | Resistor drift under bias/humidity, adhesion loss, pinhole defects in dielectric | Stabilization bake (150°C/168h), damp heat steady state (85°C/85%RH/1000h), operational life at 70-125°C |
| Thick-film | Screen printing and firing of RuO2/glass resistors, Ag/Pd conductors, dielectric layers on alumina | Resistor TCR sensitivity to firing profile, conductor migration under DC bias + humidity | Resistance to soldering heat (260°C/10s), thermal shock (-55°C to +125°C), bias/humidity test |
| Assembly interconnection | Wire bonding (Au, Al), die attach (epoxy, eutectic, solder), hermetic or plastic encapsulation | Wire bond fatigue (thermal cycling), die attach voiding, moisture ingress in non-hermetic packages | Bond pull strength, die shear test, seal test (fine/gross leak), thermal cycling endurance |
🔧 Capability Approval: A Different Quality Paradigm
Unlike monolithic ICs where each product type undergoes qualification, film and hybrid ICs are often custom, low-volume designs. IEC 60748-23-3 introduces the concept of capability approval: qualify the manufacturer’s technology platform (thin-film process on alumina, with specified resistor materials, conductor metallization, and assembly methods) rather than each individual circuit design. Once a manufacturer demonstrates that their process platform consistently produces reliable components meeting specified performance limits, individual designs within that platform benefit from the approval.
This approach is economically essential for the hybrid industry, where a typical production run may be hundreds or thousands of units — not the millions that justify per-product qualification in the monolithic semiconductor world. The capability approval framework includes technology qualification testing, ongoing process control monitoring, and periodic requalification.
⚠️ Quality pitfall: The most common failure mode in thin-film hybrid circuits is resistor drift under combined temperature and humidity. A NiCr thin-film resistor that is stable to 0.1% at 125°C in dry nitrogen may drift 2-5% after 1000 hours at 85°C/85% RH if the passivation layer has a pinhole. IEC 60748-23-3 includes damp heat testing as a mandatory element of capability approval specifically because of this sensitivity.
⚙️ Laser Trimming and Post-Trim Stability
A key engineering process in film and hybrid ICs is laser trimming — using a pulsed laser to cut precise geometries in thin-film resistors to achieve tight tolerances (typically ±0.1% or better). The laser cut creates a heat-affected zone that introduces micro-cracks and residual stress, causing resistance values to drift after trimming. IEC 60748-23-3 mandates a post-trim stabilization bake to anneal out this damage and stabilize resistance values before final test. The standard specifies minimum stabilization conditions and requires drift to fall within specified limits before the device can be accepted.
✅ Engineering insight: Laser trim geometry directly affects post-trim stability. An L-cut (right angle) is the most common but creates the highest current density at the inner corner — a hot spot under power. A serpentine (S) cut or a plunge cut distributes current more evenly but takes more real estate. IEC 60748-23-3’s requirement for post-trim stability testing forces designers to balance trim precision against long-term reliability.
❓ Frequently Asked Questions
- Q1: What is the difference between capability approval and qualification approval?
- Qualification approval tests each product design; capability approval tests the manufacturer’s process technology platform. Once a platform is capability-approved, new designs within that platform benefit from the approval with reduced testing. This is essential for low-volume custom hybrids.
- Q2: Why are thin-film resistors used instead of chip resistors in hybrid circuits?
- Thin-film resistors are deposited and patterned directly on the substrate, eliminating solder joints (a reliability weak point), reducing parasitic inductance (critical for high-frequency circuits), and enabling laser trimming to precise values after assembly. The trade-off is higher NRE cost for the deposited layers.
- Q3: Are film and hybrid ICs obsolete?
- Not at all. Hybrid circuits dominate in applications requiring combinations of high voltage (>1000V), high precision (0.01% resistor ratio matching), high frequency (microwave), or extreme environments (aerospace, down-hole) that monolithic ICs cannot meet or where the volumes don’t justify a monolithic design.
