Physical Address
304 North Cardinal St.
Dorchester Center, MA 02124
Physical Address
304 North Cardinal St.
Dorchester Center, MA 02124
Inside an automotive engine compartment, the ECU endures thermal shocks from -40°C to +125°C daily, bathed in oil vapor mist. Inside an offshore wind power converter, the IGBT driver PCB lives in 95%+ relative humidity saturated with salt fog. Inside an aerospace avionics bay, thousands of solder joints on a single board must survive zero-failure through alternating vacuum and atmospheric pressure cycles. In every one of these extreme environments, the sole barrier standing between the bare PCB assembly and a hostile world is a layer of polymer film merely 30 to 210 microns thick: the conformal coating.
The IEC 61086 series, titled Coatings for Loaded Printed Wire Boards (Conformal Coatings) and developed by IEC Technical Committee 15 (Solid Electrical Insulating Materials), provides the complete classification, performance specification, and test methodology framework for these protective polymer films applied over assembled printed circuit boards. The standard comprises three parts: IEC 61086-1 defines the general classification system and definitions; IEC 61086-2 specifies detailed performance requirements and test methods for all coating types; and IEC 61086-3 provides material-specific specifications for individual coating chemistries. For electronics hardware design engineers working on products destined for harsh operating environments, this standard is not optional reference material — it is the foundation of protective design.
Conformal coating selection is not a “gut feel” exercise based on past experience. The molecular structure of each coating chemistry directly determines its protection ceiling, process window width, rework feasibility, and long-term reliability. Understanding these chemical-engineering fundamentals is the prerequisite to correct material selection.
Acrylic conformal coatings are based on poly(methyl methacrylate) (PMMA) or acrylic copolymers dissolved in volatile organic solvents. Upon solvent evaporation, they form a transparent thermoplastic film. Their greatest engineering advantage is outstanding reworkability and ease of removal: when a PCB requires component replacement, a localized application of a dedicated solvent (typically ethyl acetate or similar) dissolves the coating in the repair zone, after which re-coating restores full protection. Acrylics deliver excellent dielectric strength (typically 50-80 kV/mm), good fungal resistance, and usually incorporate a fluorescent tracer for UV inspection of coating coverage. The compromises are significant: poor solvent and chemical resistance (aromatic hydrocarbons, ketones, and chlorinated solvents will attack the coating), and a maximum continuous operating temperature typically capped around 125°C.
Polyurethane coatings form through the reaction of isocyanates with polyols, creating a crosslinked network containing urethane linkages (-NH-CO-O-). Unlike the thermoplastic nature of acrylics, the majority of high-performance polyurethanes are chemically crosslinked systems. Once fully cured, their resistance to solvents and aggressive chemicals ranks among the best of all coating types — they withstand prolonged exposure to jet fuel, hydraulic fluid, cleaning solvents, and weak acids/alkalis. Polyurethanes also excel at moisture barrier performance, with water vapor transmission rates (MVTR) substantially lower than acrylics. The trade-off: once rework is needed, the crosslinked structure cannot be easily removed with simple solvents. Localized thermal stripping or mechanical abrasion is typically required, dramatically increasing rework time and labor cost. Additionally, moisture sensitivity during the curing process (isocyanate reacts with water to generate CO₂ bubbles) is a process-control challenge demanding careful humidity management.
Silicone conformal coatings are based on polydimethylsiloxane (PDMS) or silicone resins. The Si-O bond energy (approximately 452 kJ/mol) significantly exceeds that of the C-C bond (approximately 348 kJ/mol), endowing silicone coatings with a uniquely wide operating temperature window: -65°C to +200°C and beyond. In automotive under-hood ECUs, spacecraft exposed electronics modules, and any application involving extreme thermal excursions, silicone is often the only viable choice. The low elastic modulus of silicone (typically single-digit MPa) means it exerts negligible stress on component leads and solder joints — a critical consideration in power-cycling applications where PCB expansion and contraction repeat endlessly. Hard, rigid coatings would transfer cyclic stress into solder joints, promoting thermo-mechanical fatigue failure. Silicone’s weaknesses include relatively lower adhesion (surface pretreatment is critical), moderate abrasion and solvent resistance, and — significantly — the risk that residual volatile siloxanes from uncured or partially cured material may deposit onto sensitive open contacts such as relay contacts, causing contact resistance failure.
Epoxy conformal coatings are formed from bisphenol A / bisphenol F epoxy resins crosslinked with amine or anhydride curing agents into a dense three-dimensional network. The fully cured coating delivers exceptional hardness, superior abrasion resistance, and extremely strong adhesion, together with excellent chemical durability. Epoxy coatings provide outstanding barrier performance against water vapor, oxygen, and corrosive gases, making them suited to applications requiring physical protection — such as industrial control boards exposed to tool impact or solder spatter. The principal disadvantage flows directly from the high crosslink density: rework is essentially impossible. Once cured, coating removal means mechanically destructive operation, and the heat or mechanical force involved during removal risks damaging the PCB and components. Furthermore, the high modulus and relatively high CTE (coefficient of thermal expansion) of epoxy coatings can impose significant cyclic stress on solder joints and fine-pitch devices during thermal cycling — a potential root cause of field fatigue failures that manifests only months or years after deployment.
Parylene, strictly speaking, is not a “coating” in the conventional sense. It is applied via a chemical vapor deposition (CVD) process in which parylene dimer is vaporized (approximately 150°C), cracked into reactive para-xylylene diradical monomers (approximately 650°C), and then polymerized at room temperature on all exposed substrate surfaces inside a vacuum chamber. The result is a pinhole-free, absolutely conformal polymer film of perfectly uniform thickness on every geometry, including vertical edges, sharp corners, and deep crevices. Parylene is available in multiple derivatives (N, C, D, HT) spanning a temperature range from -200°C to +350°C. Typical coating thicknesses are only 3-30 µm (far thinner than the 30-210 µm typical of other types), yet the combination of pinhole-free deposition and extremely high dielectric strength (≥200 kV/mm) delivers outstanding protection at minimal thickness. Parylene is the only viable option for MEMS devices, medical implant electronics, and high-frequency RF circuits where thickness and cleanliness constraints rule out all other coating types. The cost of entry is substantial: CVD equipment represents a six-figure capital investment, and with typical deposition rates of approximately 5 µm/h, a single batch cycle can run several hours.
| Coating Type | IEC 61086 Designation | Typical Thickness (µm) | Operating Temp. Range (°C) | Dielectric Strength (kV/mm) | Reworkability | Best Application Fit |
|---|---|---|---|---|---|---|
| Acrylic AR | IEC 61086 Type AR | 30-130 | -65 ~ +125 | 50-80 | Excellent | Consumer electronics, instrumentation, general industrial control |
| Polyurethane UR | IEC 61086 Type UR | 30-130 | -65 ~ +130 | 45-75 | Poor | Aerospace fuel-exposed electronics, marine electronics, chemical-harsh environments |
| Silicone SR | IEC 61086 Type SR | 50-210 | -65 ~ +200+ | 20-40 | Poor | Automotive ECU, space electronics, downhole high-temperature equipment |
| Epoxy EP | IEC 61086 Type EP | 30-130 | -40 ~ +150 | 40-60 | Very poor / non-reworkable | High-voltage assemblies, impact/abrasion-hazard environments, embedded circuits |
| Parylene XY | IEC 61086 Type XY | 3-30 | -200 ~ +350 | ≥200 | Very poor (plasma etch required) | MEMS, medical implants, high-frequency RF, precision sensors |
Selecting the coating chemistry is only half of the protective design equation. The other half — equally critical — is the choice of application method and the rigor of process control. Process window width determines first-pass yield; process consistency determines lot-to-lot protection reliability.
A hand-held spray gun atomizes the coating into fine droplets directed at the PCB surface, with the operator’s skill controlling coverage area and coating thickness. This is the lowest-cost method and the easiest to start with. Its core problem is repeatability: a single operator’s coating thickness can vary by over 50% between sessions, and inter-operator variation is even greater. Another engineering concern is the “shadow effect”: atomized spray droplets travel in essentially straight lines, so PCB areas behind tall components (transformers, electrolytic capacitors, large connectors) receive little to no coverage due to line-of-sight obstruction. Manual spray is suitable for low-volume prototyping, touch-up after rework, and low-cost products with non-critical protection levels. It is unsuitable for volume production or any application requiring tight thickness uniformity.
The entire PCB assembly is immersed into a coating bath at a controlled speed and withdrawn at a controlled speed, with liquid surface tension and gravity jointly determining the final wet-film thickness. Dip coating is one of the best methods for achieving complete coverage of complex three-dimensional geometries: the coating penetrates beneath components, into standoff gaps, and into all crevices in contact with the PCB surface. Critical process parameters include immersion and withdrawal speed (typically 2-12 inches/minute), coating viscosity (requiring regular monitoring since solvent-based coatings continuously increase in viscosity through evaporation), and liquid-level control (thinner must be replenished to maintain solids content). The key limitation of dip coating is that it is unsuitable for PCBs requiring selective masking (connector contacts, switches, RF test points must remain coating-free), because full-board immersion means every surface contacts the coating — masking must be applied beforehand and removed afterward, with the associated labor cost potentially becoming substantial.
A bristle brush is used to manually apply coating to designated areas of the PCB. The only justifiable use cases for brush coating are localized touch-up of reworked areas and ultra-low-volume products. The fatal limitation of brush coating is that thickness control relies almost entirely on operator feel, and brush marks inherently create localized thin spots. No serious production program should use brush coating as its primary application method.
Selective coating equipment employs a CNC motion platform carrying a precision dispensing valve (needle valve, diaphragm valve, or jetting valve) to deposit coating precisely onto the designated areas of the PCB while accurately avoiding keep-out zones such as connectors, switches, test points, and heat sinks. Modern equipment achieves ±0.5 mm or better positioning accuracy, with flying height correction and laser-distance closed-loop control that adapts to PCB warpage and thickness variation. Coating patterns are programmed from CAD/CAM data, sharing the same coordinate origin as the pick-and-place program. For production lines exceeding tens of thousands of units annually — automotive electronics, industrial controls — selective robotic coating has become the de facto standard process. Its only drawback is capital cost (typically $50,000-$200,000), but measured against the potential cost of a batch-wide reliability recall arising from manual-spray inconsistency, this investment represents essential engineering insurance, not an optional expense.
As noted above, parylene employs a fundamentally different physical principle from all other methods: gas molecules go everywhere, so coverage has zero shadow zones and thickness is fully uniform. The process runs inside a vacuum chamber in three sequential stages: dimer vaporization at approximately 150°C, pyrolysis into para-xylylene diradical monomers at approximately 650°C, and deposition-polymerization at room temperature. CVD is the only technique capable of producing perfectly equal coating thickness on every surface — top to bottom, external to internal crevice — provided gas molecules can diffuse into the space. Process challenges center on stringent pre-cleaning requirements (any residual contamination is permanently sealed beneath the coating), deposition uniformity being dependent on chamber gas-flow and temperature-field design, and batch throughput being limited by chamber volume.
| Application Method | Thickness Control | Coverage Uniformity | Volume Suitability | Typical Equipment Cost | Primary Constraint |
|---|---|---|---|---|---|
| Manual Spray | Low (±50%) | Shadow-effect vulnerable | Low / Prototype | $500-3,000 | Operator-dependent, poor consistency |
| Dip Coating | Medium (±20%) | Excellent full coverage | Medium batch | $2,000-15,000 | Heavy masking burden, viscosity management |
| Selective Robot | High (±10%) | CAD-guided precise coverage | Medium / High volume | $50,000-200,000 | High upfront cost, programming required |
| CVD (Parylene) | Very High (±5%) | Absolute conformality | Low / Medium batch | $100,000-500,000+ | Slow deposition rate, throughput-limited |
| Brush | Very Low | Brush marks significant | Touch-up only | $50-200 | Localized touch-up use only |
Coating defects exposed during process qualification often have root causes located not in the coating process itself, but further upstream in the design phase. Understanding defect formation mechanisms is the only path to making correct protection-design decisions at the PCB layout stage.
Causes: During early-stage curing, if the coating surface skins over before the solvent within the bulk has fully escaped, entrapped solvent vapor forms bubbles. Alternatively, residual flux residues or moisture on the PCB surface vaporize at cure temperature and burst through the coating, leaving pinholes. Polyurethane coatings are especially sensitive to moisture — water reacts with isocyanate to generate CO₂, directly nucleating bubbles inside the coating film.
Engineering Countermeasures: (1) Incorporate a “pre-bake” stage in the cure profile — allow the bulk of the solvent to slowly escape at a lower temperature (e.g., 60°C) before ramping to full cure temperature; (2) Cleaning must be completed and verified upstream — the water break test or contact-angle measurement provides a quantitative go/no-go on PCB surface cleanliness; (3) For polyurethane coatings, the ambient dew point in the coating area must maintain a margin of at least 5°C above the actual temperature, and both coating material and PCB surface moisture content should be monitored.
Causes: Low-surface-energy contamination on the PCB (silicone mold-release agents, oils, fingerprints) prevents the liquid coating from wetting the surface. The coating retracts from the contaminated spot, forming circular voids — “fish eyes” — typically hundreds of microns to several millimeters in diameter, exposing bare copper or bare FR-4 substrate. The root cause is almost always surfactant residues from flux or extraneous silicone oil contamination.
Engineering Countermeasures: (1) A validated cleaning process (aqueous or solvent-based) must follow all soldering operations; skipping this step is not acceptable; (2) The production environment must be strictly silicone-free — sources including operator hand cream, equipment lubricants, and gasket materials must be audited; (3) Plasma pretreatment (low-pressure Ar/O₂ or atmospheric-pressure plasma) can raise PCB surface energy from a typical 30-35 mN/m to 65-72 mN/m within seconds, eliminating the condition that permits dewetting.
Causes: The coating surface exhibits a wavy, dimpled texture resembling the skin of an orange. The primary causes are excessively fast solvent evaporation (use of fast-drying thinner or elevated ambient temperature) creating non-uniform surface tension, or excessively high coating viscosity preventing adequate flow-out and leveling. Orange peel does not necessarily cause protection failure in itself, but in the valley regions of the texture, local coating thickness may be significantly below the average, creating preferential initiation sites for early corrosion.
Engineering Countermeasures: (1) Adjust thinner composition to increase the high-boiling-point fraction, slowing solvent evaporation and buying time for leveling; (2) Lower the preheat temperature or ambient shop-floor temperature; (3) When using selective coating equipment, increase the post-dispense leveling dwell time or introduce IR-assisted leveling.
Causes: The actual dry-film thickness falls below the lower specification limit required by IEC 61086 or the product specification. Causes are diverse: coating viscosity too low, nozzle traverse speed too high, coating flow rate too low, or operator inexperience. Insufficient thickness means reduced dielectric strength and a shortened moisture diffusion path — the “safety margin” of protection is systematically eroded. This is the most consequential of all coating defects because it is not a binary “present or absent” problem but rather a grey zone of “marginally thin yet still looks acceptable.”
Engineering Countermeasures: (1) Establish and enforce an SOP covering measurement frequency, method (wet-film gauge / dry-film gauge / cross-section microscopy), and acceptance criteria — IPC-CC-830B provides guidance on appropriate test frequencies; (2) A wet-film comb gauge is the simplest and most effective tool for real-time production monitoring — wet-film thickness divided by volume solids content equals estimated dry-film thickness; (3) For selective coating equipment, run a thickness-test coupon at the start of each shift and record results in an SPC control chart — trending deviations are an early signal that the coating equipment requires preventive maintenance.
Q1: What is the difference between conformal coating and potting? When should each be used?
A: The two occupy opposite ends of the protection spectrum. Conformal coating is a thin film (30-210 µm) that follows the PCB profile precisely and allows visual inspection with a reasonable degree of heat transfer. Potting uses liquid resin (epoxy, polyurethane, or silicone gel) to completely embed the entire PCB inside a solid block (thickness ranging from millimeters to centimeters), providing the ultimate in physical and chemical protection at the expense of inspectability, thermal management, and weight. The simple decision criterion: if the environment involves continuous liquid immersion, severe vibration, or high-energy physical impact threats, choose potting; otherwise choose conformal coating. The cost differential is 10-50x.
Q2: What is the relationship between IPC-CC-830 and IEC 61086? Which standard should I follow?
A: The two standards are technically highly equivalent but serve different regional markets. IPC-CC-830 (Qualification and Performance of Electrical Insulating Compound for Printed Wiring Assemblies) is the standard used across the North American electronics industry. IEC 61086 is the corresponding international standard under the IEC framework. Performance requirements, test methods, and acceptance criteria substantially overlap, though the organizational structure and terminology differ slightly. In practice: projects targeting North American customers should reference IPC-CC-830; projects targeting European and Asian customers should reference IEC 61086. For internal quality specifications, maintaining a cross-reference matrix between the two standards is recommended to avoid a situation where the same product receives discrepant acceptance outcomes in different markets due to minor standard-to-standard differences.
Q3: Which areas of a PCB must be masked and kept coating-free?
A: Masking rules must be codified in the PCB design specification. Areas that must be masked include: (1) Connector contact surfaces — the coating is an insulator and even 1 µm of residue creates an open circuit; (2) Switch and relay contacts; (3) Heat-sink mating surfaces — the coating significantly increases thermal resistance; (4) Test points and programming pads — electrical contact is required; (5) RF microstrip and antenna areas — the coating’s dielectric constant shifts transmission-line impedance; (6) High-frequency crystals and SAW filters — the coating’s mass and dielectric properties interfere with oscillation frequency; (7) Any area requiring soldering during final assembly — coating decomposition at soldering temperature generates toxic fumes and contaminates soldering-iron tips. Failure to adequately define masking zones during the engineering design phase is the number-one cause of ballooning manual-rework hours in volume production.
Q4: How do I qualify a new conformal coating material against IEC 61086?
A: Qualification must cover both the material level and the assembly level. Material-level testing (per IEC 61086-2/3): dielectric strength (as-received and after damp-heat aging), insulation resistance (room temperature and elevated temperature/humidity), thermal shock (-65°C ↔ +125°C, cycle count per coating type and grade), salt mist, mould growth, adhesion, flexibility (mandrel bend test), solvent and flux resistance, and flammability. Assembly-level validation: test coupons representing the actual product structure (with representative component types, connectors, and soldering processes) are coated, fully cured, subjected to damp-heat aging (typically 85°C/85% RH, 1000 h) and thermal shock (500-1000 cycles), then sampled for insulation resistance testing and cross-section microscopy for thickness verification. The cardinal rule: passing material-level tests does not guarantee passing at the assembly level. The coating’s flow-out, curing, and adhesion behavior on a real PCB assembly can differ significantly from its behavior on a standard flat test coupon. Verify through small-batch pilot production before committing to volume production.